Reconfigurable Multiple Operation Array
نویسندگان
چکیده
In this paper, we investigate the collapsing of eight multioperand addition related operations into a single and common (3:2)counter array. We consider for this unit multiplication in integer and fractional representations, the Sum of Absolute Differences (SAD) in unsigned, signed magnitude and two’s complement notation. Furthermore, the unit also incorporates a Multiply-Accumulation unit (MAC) for two’s complement notation. The proposed multiple operation unit was constructed around 10 element arrays that can be reduced using well known counter techniques, which are feed with the necessary data to perform the proposed eight operations. It is estimated that 6/8 of the basic (3:2)counter array is shared by the operations. The obtained results of the presented unit indicates that is capable of processing a 4x4 SAD macro-block in 36.35 ns and takes 30.43 ns to process the rest of the operations using a VIRTEX II PRO xc2vp100-7ff1696 FPGA device.
منابع مشابه
Digitally Excited Reconfigurable Linear Antenna Array Using Swarm Optimization Algorithms
This paper describes the synthesis of digitally excited pencil/flat top dual beams simultaneously in a linear antenna array constructed of isotropic elements. The objective is to generate a pencil/flat top beam pair using the excitations generated by the evolutionary algorithms. Both the beams share common variable discrete amplitude excitations and differ in variable discrete phase excitations...
متن کاملDesign of a Generalized Coprocessor for Software Defined Radios on a Reconfigurable Computing Platform
Software defined Radio platform developed so far are designed for particular application. Current reconfigurable computing technology allows designers to implement complete embedded computing systems on a single FPGA. This paper concentrates on designing a reconfigurable platform which consists of reconfigurable coprocessors that can be used in various applications. The architecture that we hav...
متن کاملSecure and Efficient Implementation of Symmetric Encryption Schemes using FPGAs
Reconfigurable computing intends to fill the gap between hardware and software, achieving potentially much higher performance than software, while maintaining a higher level of flexibility than hardware. Reconfigurable devices such as FPGAs contain arrays of computational elements whose functionality is determined through multiple programmable configuration bits. These elements, sometimes known...
متن کاملImprovement the reflection coefficient of Waveguide-Fed Phased-Array Antenna utilizing Liquid Crystal
Abstract— This work investigates the improvement of the active reflection coefficient of waveguide-fed phased-array antenna using liquid crystal layers. The anisotropy properties of liquid crystal layer can be employed to eliminate blind scan angle and improve the wide angle impedance matching of the waveguide-fed phased array antennas. The authors have expressed the modal analysis of the waveg...
متن کاملIntegration of Optimization Approach Based on Multiple Wordlength Operation Grouping in the AAA Methodology for Real-Time Systems: LVQ Implementation
The Multiple-Wordlength Operation Grouping (MWOG) is a recently used approach for an optimized implementation on a Field Programmable Gate Array (FPGA). By fixing the precision constraint, this approach allows minimizing the data wordlength. In this paper, the authors present the integration of the approach based on the MWOG in the Algorithm Architecture Adequation (AAA) methodology, designed t...
متن کاملDRAFT: An On-Line Fault Detection Method for Dynamic and Partially Reconfigurable FPGAs
Reconfigurable systems have benefited of the novel partial dynamic reconfiguration features of recent FPGA devices. Enabling the concurrent reconfiguration without disturbing system operation, this technology has raised a new test challenge: to assure a continuously fault free operation, independently of the circuit present after many reconfiguration processes, testing the FPGA without disturbi...
متن کامل